Printed		t Code:- AMTVL0211			
	Roll. No):			
	NOIDA INSTITUTE OF ENGINEERING AND TECHNOLOGY, GREATER NOIDA				
	(An Autonomous Institute Affiliated	to AKTU, Lucknow)			
	M.Tech				
	SEM: II - THEORY EXAMINATION	N (2022-2023 .)			
	Subject: VLSI Testing and	Гestability			
Time: 3	: 3 Hours	Max. Marks: 70			
General	al Instructions:				
	erify that you have received the question paper with				
	Question paper comprises of three Sections -A	, B, & C. It consists of Multiple Choice			
	ons (MCQ's) & Subjective type questions.				
2. Maximum marks for each question are indicated on right -hand side of each question.					
	3. Illustrate your answers with neat sketches wherever necessary.				
	me suitable data if necessary.				
-	erably, write the answers in sequential order.				
	sheet should be left blank. Any written mater	rial after a blank sheet will not be			
evaluated	red/checked.				
	SECTION A	15			
1. Attem	1. Attempt all parts:-				
1-a.	For a circuit with k lines single stuck	-at fault is possible. (CO1)			
	(a) k				
	(b) 2k				
	(c) k/2				
	(d) k2				
1-b.	In D algorithm, a particular fault	is detected by examining the 1			
	conditions. (CO2)				
	(a) internal,output				
	(b) internal,input				
	(c) external,output				
	(d) external,input				
1-c.	In iterative test generation technique, a simp	le fault in the sequential machine 1			
1 C.	is manifest as multiple faults during	·			
	·	, 1031. (003)			
	(a) N				

	(b) N+2	
	(c) N/2	
	(d) 2N	
1-d.	Which method is more accurate? (CO4)	1
	(a) Pseudo-random testing	
	(b) Random testing	
	(c) LFSR	
	(d) Cellular automata	
1-e.	Signature analysis performs (CO5)	1
	(a) addition	
	(b) multiplication	
	(c) polynomial divison	
	(d) amplifies	
2. Atten	npt all parts:-	
2.a.	What are the differences between DC and AC parametric test?	2
2.b.	What do you mean by consistency?	2
2.c.	Write the sequential ATPG approach.	2
2.d.	Define delay faults.	2
2.e.	What is BILBO?	2
	SECTION B	20
3. Answ	er any <u>five</u> of the following:-	
3-a.	What is the total number of single stuck-at faults, counting both stuck-at-0 and	2
	stuck-at-1, if the number of primary inputs is 2, total number of gate is 2 and	
2.5	number of fan out branches is 2? (CO1)	
3-b.	Explain the various problems associated with ideal test.(CO1)	۷
3-c.	Write all the steps of a D algorithm.(CO2)	2
3-d.	Discuss the advantages of removal of redundant hardware.(CO2)	2
3.e.	What are the things that should be followed by partial scan method? (CO3)	۷
3.f.	Explain the different factors on which the switching delay depends. (CO4)	۷
3.g.	Write and briefly explain the four different modes of BILBO operation.(CO5)	2
	SECTION C	35
4. Answ	er any <u>one</u> of the following:-	

structural models of VLSI circuits.(CO1) 4-b. What is fault model? What are the characteristics of a good fault model? Why stuck at- fault model is widely accepted? (CO1) 5. Answer any one of the following:- 5-a. Discuss the Test Generation Methods and explain Boolean difference method. (CO2) 5-b. Explain Pernicious Fault Masking with suitable example. (CO2) 6. Answer any one of the following:- 6-a. How can the flip flops themselves be tested in scan chain based testing? Explain in detail. (CO3) 6-b. With the help of a neat sketch explain the logic of a boundary scan test. (CO3) 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5)			
stuck at- fault model is widely accepted? (CO1) 5. Answer any one of the following:- 5-a. Discuss the Test Generation Methods and explain Boolean difference method. (CO2) 5-b. Explain Pernicious Fault Masking with suitable example. (CO2) 6. Answer any one of the following:- 6-a. How can the flip flops themselves be tested in scan chain based testing? Explain in detail. (CO3) 6-b. With the help of a neat sketch explain the logic of a boundary scan test. (CO3) 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	4-a.	·	7
5-a. Discuss the Test Generation Methods and explain Boolean difference method. (CO2) 5-b. Explain Pernicious Fault Masking with suitable example. (CO2) 6. Answer any one of the following:- 6-a. How can the flip flops themselves be tested in scan chain based testing? Explain in detail. (CO3) 6-b. With the help of a neat sketch explain the logic of a boundary scan test. (CO3) 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	4-b.	-	7
(CO2) 5-b. Explain Pernicious Fault Masking with suitable example. (CO2) 6. Answer any one of the following:- 6-a. How can the flip flops themselves be tested in scan chain based testing? Explain in detail. (CO3) 6-b. With the help of a neat sketch explain the logic of a boundary scan test. (CO3) 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	5. Ansv	wer any <u>one</u> of the following:-	
6. Answer any one of the following:- 6-a. How can the flip flops themselves be tested in scan chain based testing? Explain in detail. (CO3) 6-b. With the help of a neat sketch explain the logic of a boundary scan test. (CO3) 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	5-a.	·	7
6-a. How can the flip flops themselves be tested in scan chain based testing? Explain in detail. (CO3) 6-b. With the help of a neat sketch explain the logic of a boundary scan test. (CO3) 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	5-b.	Explain Pernicious Fault Masking with suitable example. (CO2)	7
Explain in detail. (CO3) 6-b. With the help of a neat sketch explain the logic of a boundary scan test. (CO3) 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CQ5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	6. Ansv	wer any <u>one</u> of the following:-	
 7. Answer any one of the following:- 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing 	6-a.		7
 7-a. Explain any suitable design parameters for IDDQ testability patterns. (CO4) 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing 	6-b.	With the help of a neat sketch explain the logic of a boundary scan test. (CO3)	7
 7-b. Discuss the test algorithms for RAM with their advantages and disadvantages. (CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing 	7. Ansv	wer any <u>one</u> of the following:-	
(CO4) 8. Answer any one of the following:- 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	7-a.	Explain any suitable design parameters for IDDQ testability patterns. (CO4)	7
 8-a. What is Built-In-Self-Test? Discuss the issues and benefits of BIST. Describe BIST architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing 	7-b.		7
architecture and its operation. (CO5) 8-b. Discuss the features of Pseudo-random testing and Pseudo-exhaustive testing	8. Ansv	wer any <u>one</u> of the following:-	
	8-a.		7
	8-b.		7