. Page 1 of 4

Subject Code:- AEC0502

Roll. No:



(An Autonomous Institute Affiliated to AKTU, Lucknow)

B.Tech

SEM: V - CARRY OVER THEORY EXAMINATION - APRIL 2023 Subject: CMOS Digital Integrated Circuit

Time: 3 Hours

Printed Page:-

General Instructions:

IMP: Verify that you have received the question paper with the correct course, code, branch etc.

1. This Question paper comprises of **three Sections -A, B, & C.** It consists of Multiple Choice Questions (MCQ's) & Subjective type questions.

2. *Maximum marks for each question are indicated on right -hand side of each question.*

3. Illustrate your answers with neat sketches wherever necessary.

4. Assume suitable data if necessary.

5. *Preferably, write the answers in sequential order.*

6. No sheet should be left blank. Any written material after a blank sheet will not be evaluated/checked.

SECTION A

1. Attempt all parts:-

- 1-a. On what MOSFET working depend? (CO1)
 - (a) MOS Transistor

(b) MOS Capacitor

(c) MOS Resistor

(d) MOS Voltage

1-b. What happens in the channel of enhancement MOSFET? If applied VGS below 1 the threshold voltage. (CO1)

- (a) Conductivity Increased
- (b) Conductivity decreased

(c) No channel detected

(d) Channel is fixed

1-c. The basic storage element in a digital system is _____. (CO2)

(a) Flipflop

(b) Counter

20

Max. Marks: 100

1

1

- (c) Multiplexer
- (d) Encoder
- 1-d. The flash type A/D converters are called as_____. (CO2)
 - (a) Parallel non-inverting A/D converter
 - (b) Parallel counter A/D converter
 - (c) Parallel inverting A/D converter
 - (d) Parallel comparator A/D converter
- 1-e. The dynamic CMOS logic circuits operates in multiple phase, their noise 1 immunity is _____. (CO3)

1

1

1

1

1

- (a) Frequency varying
- (b) Time varying
- (c) Always zero
- (d) Velocity varying
- 1-f. CMOS domino logic has _____. (CO3)
 - (a) Smaller parasitic capacitance
 - (b) Larger parasitic capacitance
 - (c) Low operating speed
 - (d) Very large parasitic capacitance
- 1-g. Vertical and horizontal directions in FPGA are separated by_____. (CO4)
 - (a) A channel
 - (b) A line
 - (c) A flip-flop
 - (d) A strobe
- 1-h. Design rules does not specify _____. (CO4)
 - (a) linewidths
 - (b) separations
 - (c) extensions
 - (d) colours
- 1-i. Which is not preferred for clock buffers? (CO5)
 - (a) SVT
 - (b) LVT
 - (c) HVT
 - (d) None

- 1-j. Explain the simulation mode which is used to check the timing performance of 1 a design.(CO5)
 - (a) Behavioural
 - (b) Switch-level
 - (c) Transistor-level
 - (d) Gate-level

2. Attempt all parts:-

2.a. Can a MOSFET conduct in both directions? Explain it. (CO1)

2

2

2

30

- 2.b. What are the applications of multiplexer circuit. (CO2)
- 2.c. How many transistors are needed to implement N-input function in Pseudo-NMOS logic? (CO3)
- 2.d. What are the characteristics of FPGA? (CO4)
- 2.e. What are the goals of floorplanning? (CO5)

SECTION B

3. Answer any five of the following:-

Define subthreshold conduction in MOSFET and derive the formula of	6
subthreshold slope.(CO1)	
Explain the channel pinched off condition in n-type MOSFET. (CO1)	6
Differentiate between combinational and sequential circuit design.(CO2)	6
Differentiate between a latch and a Flip-Flop.(CO2)	6
What makes dynamic CMOS circuits faster than static CMOS circuits? (CO3)	6
Design a stick diagram for CMOS based NAND gate. (CO4)	6
Write short note on Clock routing. (CO5)	6
SECTION C	50
	Define subthreshold conduction in MOSFET and derive the formula of subthreshold slope.(CO1) Explain the channel pinched off condition in n-type MOSFET. (CO1) Differentiate between combinational and sequential circuit design.(CO2) Differentiate between a latch and a Flip-Flop.(CO2) What makes dynamic CMOS circuits faster than static CMOS circuits? (CO3) Design a stick diagram for CMOS based NAND gate. (CO4) Write short note on Clock routing. (CO5) SECTION C

4. Answer any <u>one</u> of the following:-

- 4-a. What are the critical voltages of a CMOS inverter? Derive the expressions for 10 the critical voltages of a CMOS inverter. (CO1)
- 4-b. Calculate the critical voltages and noise margin for a CMOS inverter, if VDD = 10 3.3 V, Vtn = 0.3 V, Vtp = -0.3 V, β n = 60 μ A/V2, and β p = 20 μ A/V2. Also calculate the power dissipation for a load of 0.1 pF and frequency of 100 MHz. (CO1)

5. Answer any one of the following:-

5-a. Implement the boolean expression $F(A, B, C) = \sum m(2, 3, 6, 7)$ using a 10 multiplexer. (CO2)

5-b.	Implement NAND gate JK flip-flop using CMOS and discuss its working. (CO2)	10	
6. Answe	er any <u>one</u> of the following:-		
6-a.	How does the domino logic solves the problem in dynamic logic? (CO3)	10	
6-b.	Design and explain CMOS transmission gate full adder. (CO3)	10	
7. Answer any <u>one</u> of the following:-			
7-a.	What is the purpose of design rule and stick diagram? What are the different approaches for describing the design rule? (CO4)	10	
7-b.	Draw the stick diagram and layout for CMOS Transmission Gate. (CO4)	10	
8. Answer any <u>one</u> of the following:-			
8-a.	Explain in detail the floorplanning, placement and routing in ASIC design.(CO5)	10	

8-b. Explain the steps needed to be taken care of while during floorplanning? (CO5)