Prii	nted page: 3 Subject Code: AEC0502	Subject Code: AEC0502		
	Roll No:			
	NOIDA INSTITUTE OF ENGINEERING AND TECHNOLOGY, GREATER NOIDA (An Autonomous Institute Affiliated to AKTU, Lucknow) B. Tech			
	(SEM: V, THEORY EXAMINATION (2022-2023)			
	Subject: CMOS Digital Integrated Circuit			
Tin	me: 3 Hours Max. Marks:100			
Gei	neral Instructions:			
IM	IP: Verify that you have received question paper with correct course, code, branch etc.			
2. 4. 4. 5. 1	This Question paper comprises of three Sections -A, B, & C. It consists of Multiple Choice Que (MCQ's) & Subjective type questions. Maximum marks for each question are indicated on right hand side of each question. Illustrate your answers with neat sketches wherever necessary. Assume suitable data if necessary. Preferably, write the answers in sequential order. No sheet should be left blank. Any written material after a blank sheet will not be evaluated/checkers.			
	SECTION – A	20		
1. A 1-a.	Attempt all parts:- Time for which data should remain valid after the clock edge is called as (CO1)			
1-b.	A. Set up time B. Hold time C. Propagation Delay D. Critical Delay In CMOS circuits, which type of power dissipation occurs due to switching of transient current and charging & discharging of load capacitance? (CO1)	1		
	A. Static dissipationB. Dynamic dissipationC. Both a and bD. None of the above	1		
1-c.		1		
1-d.		1		
1-e.	The designing of address decoders in memory chips can be done in (CO3) A. TTL Logic B. PTL Logic C. Domino CMOS Logic D. CMOS Logic	1		

1-f.	Power dissipation in absence of any switching activity is defined as (CO3) A. Dynamic power consumption B. Leakage power consumption	1		
	C. Static power consumption			
1-g.	D. Direct path power Consumption n and p transistors are separated by using (CO4)			
1-g.	A. Differential line			
	B. Separation Line	1		
	C. Demarcation Line			
	D. Back Line			
1-h.	What is the design flow of VLSI system? (CO4)			
	A. market requirement, architecture design, logic design, HDL coding			
	B. architecture design, market requirement, logic design, HDL coding	1		
	C. logic design, architecture design, HDL coding, market requirement			
	D. HDL coding, logic design, architecture design, market requirement			
1-i.	is a programmable ASIC. (CO5)			
	A. Cell Based ASIC	1		
	B. Full Custom ASIC	1		
	C. Field programmable Gate array based ASIC			
1 ;	D. Structured Gate Array based ASIC In floor-planning, placement and routing are tools. (CO5)			
1-j.	A. Front End			
	B. Back end	1		
	C. Both a and b	1		
	D. None of the above			
2. Atter	mpt all parts:-			
2.a.	What is the relation between input and output voltage of CMOS inverter at	2		
	threshold voltage? (CO1)	2		
2.b.	What is the major disadvantage of dual-slope type ADC? (CO2)	2		
2.c.	Write two major disadvantages of Pseudo-NMOS logic. (CO3)	2		
2.d.	What is the difference between stick diagram and layout diagram? (CO4)	2		
2.e.	What is Layout Vs Schematic (LVS)? (CO5) SECTION – B	2 30		
3. Ansv	ver any five of the following-	20		
3-a.	Explain and derive MOS I/V characteristics and plot its drain-current versus	_		
	drain- source voltage in the triode and saturation region. (CO1)	6		
3-b.	Explain the working of a CMOS inverter. Also derive its transfer characteristics.	_		
	(CO1)	6		
3-c.	Explain in brief the successive Approximation Register (SAR). (CO2)	6		
3-d.	Explain working of CMOS Half adder with the help of a neat diagram. (CO2)	6		
3-e.	List the advantage of Domino logic and explain its working with an example. (CO3)	6		
3-f.	Explain the concept of regularity, modularity & locality. (CO4)	6		
3-g.	What is the different verification methodologies used in VLSI design flow,	6		
	explain it with suitable flow diagram? (CO5)			
4 4	SECTION – C	50		
	ver any one of the following-			
4-a.	Calculate the drain current of an NMOS transistor with following parameters: βn = 60 μA/V2 VGS = 1.0 V VDS = 1.5 V Vt0 = 0.6 V (CO1)	10		
4-b.	= $60 \mu A/V2$, VGS = $1.0 V$, VDS = $1.5 V$, Vt0 = $0.6 V$. (CO1) Explain the channel length modulation effect and derive an expression for			
-1 -0.	saturated drain current considering channel length modulation. (CO1)	10		
5 Anev	ver any one of the following-			
5-a An 8-bit DAC has an output of 3.92 mA for an input of 0.1100010. What are the				
	DAC's resolution and full-scale output? (CO2)	10		

5-b.	Draw a block diagram of a Flash type ADC and discuss its advantages and	10
	limitations. (CO2)	10
6. Answ	ver any one of the following-	
6-a.	Explain the structure of the CMOS transmission gate. Plot the equivalent	
	resistance of CMOS Transmission gate as a function of the output voltage and	10
	describe its three regions of operation with relevant equations. (CO3)	
6-b.	Explain the cascading problem and charge sharing in dynamic CMOS logic.	10
	(CO3)	10
7. Answ	ver any one of the following-	
7-a.	What do you mean by design rules? Discuss different design rules with	10
	examples. (CO4)	10
7-b.	Explain the procedure for measurement of delay in floor planning. (CO4)	10
8. Answ	ver any one of the following-	
8-a.	Explain various stages of ASIC design flow. Describe the various parameters	10
	considered for ASIC variable cost. (CO5)	10
8-b.	What is the role of testing in VLSI circuits? Illustrate the difference between	10
	analog and digital testing (CO5)	10