Printed Page:-	Subject Code:- AMTVL0201		
	Roll. No:		
NOIDA INSTITUTE OF ENGINEERING A	ND TECHNOLOGY, GREATER NOIDA		
(An Autonomous Institute Affiliated to AKTU, Lucknow)			
M.Tech.			
SEM: II - THEORY EXAMINATION (2021 - 2022)			
Subject: Digital Design Using FPGA and CPLD			
Time: 3 Hours	Max. Marks: 70		
General Instructions:			
1. The question paper comprises three sections, A, B, an	d C. You are expected to answer them as directed.		
2. Section A - Question No- 1 is 1 marker & Question N	o- 2 carries 2 marks each.		
3. Section B - Question No-3 is based on external choice	e carrying 4 marks each.		
4. Section C - Questions No. 4-8 are within unit choice of	questions carrying 7 marks each.		
5. No sheet should be left blank. Any written material after a blank sheet will not be evaluated/checked.			
SECTION	A 15		
1. Attempt all parts:-			
1 Fault coverage isin FSMs	s. (CO1)		
(a) Less			
(b) More			
(c) Equal			
(d) None of these			
1 The complexity of the asynchronous of	circuit is involved in timing problems of 1		
path. (CO2)			
(a) Input			
(b) Output			
(c) Feedback Path			
(d) Clock Pulses			
1 EPROM uses an array of	. (CO3) 1		
(a) p-channel enhancement type MOS	SFET		
(b) n-channel enhancement type MOS	SFET		
(c) p-channel depletion type MOSFE	Γ		

(d) n-channel depletion type MOSFET In FPGA, vertical and horizontal directions are separated by \_\_\_\_\_\_. (CO4) 1-d. (a) line (b) Channel (c) Strobe (d) Flip-Flop QFP stand for \_\_\_\_\_\_. (CO5) 1 1-e. (a) quad flat package (b) quad fixed package (c) quad flat processor (d) None 2. Attempt all parts:-Draw the state diagram for JK FF. (CO1) 2 2.a. Define Set-up and Hold Time.(CO2) 2 2.b. 2.c. Why antifuses are implemented in a PLD? (CO3) 2 2.d. Discuss Pin grid array (PGA) in brief.(CO4) 2 2.e. What is LAB and EAB related to ALTERA FLEX 10K? (CO5) 2 **SECTION B** 20 3. Answer any five of the following:-3 Differentiate between Moore model and Mealy model.(CO1) 4 3 Represent Z = (A+BC) with the help of an ASM chart.(CO1) 4 3-c. Differentiate between Static & Dynamic Hazard.(CO2) 4 A sequential circuit with two D flip-flops A and B, one input x and one output z is specified 3-d. 4 by the following next-state and output equations: A(t+1)=A'+B, B(t+1)=B'x, z=A+B'Draw the logic diagram of the circuit.(CO2) Logic circuits can also be designed using PLDs. Discuss about the given statement.(CO3) 3.e. 4 3.f. Draw architecture of XILINX XC4000 and discuss it.(CO4) 4 Describe Macro-Cells with related to Altera MAX 5000 series.(CO5) 4 3.g. SECTION C 35 4. Answer any one of the following:-Design the circuit for 2 bit Up counter starting from the Moore FSM.(CO1) 7 4-a.

4-0.	detector, if repetition is not allowed.(CO1)	/	
5. Answer	any one of the following:-		
5-a.	Classify hazards and explain with the help of few examples.(CO2)	7	
5-b.	Design a synchronous counter using JK-flip flop to count the following sequence 7, 4, 3, 15, 0, 7.(CO2)	7	
6. Answer any <u>one</u> of the following:-			
6-a.	Why antifuses are implemented in a PLD? Discuss about the other programming techniques.(CO3)	7	
6-b.	Synthesize the function Z1=AB'+AC' and Z2= A'C+B'C using PLA.(CO3)	7	
7. Answer any <u>one</u> of the following:-			
7-a.	Discuss in detail FPGA design flow.(CO4)	7	
7-b.	Write some differences between FPGA and CPLD with diagram.(CO4)	7	
8. Answer any <u>one</u> of the following:-			
8-a.	Give some difference between Altera series – Max 5000 and Altera series – Max 7000.(CO5)	7	
8-b.	Design & Implement 7- Segment Display Driver circuit using CPLD.(CO5)	7	