Pr	nted page: 02Subject Code: AMTV				
	Roll N	o:			
<u>N(</u>	OIDA INSTITUTE OF ENGINEERING AND TECHN (An Autonomous Institute Affiliated to Al <u>MASTER OF TECHNOLOGY</u> (SEM: First Theory Examination	KTU, Luckn (<u>(M. Tech)</u> (2020-2021)	ow)		
	SUBJECT NAME: ADVANCED DIGITAL DI	ESIGN USING	<u> VERILO</u>	<u>OG</u>	
Tiı	me: 3 Hours		Max. M	Iarks:70	
Genera	al Instructions:				
> It > <u>S</u> > <u>S</u> > <u>S</u>	This Question paper consists of 02 pages & 08 questions. It comprises of three Sections, A, B, and C. You are to attempt all section A Question No-1 is objective type questions carrying 1 m answer type carrying 2 mark each. You are expected to a section B Question No-3 is Long answer type -I questions with e You need to attempt any five out of seven questions grection C Question No. 4-8 are Long answer type -II (within uni each. You need to attempt any one part a or b. students are instructed to cross the blank sheets before handing on No sheet should be left blank. Any written material after a literature of the section of the s	nark each, Questionswer them as diventable the care iven. It choice) question the choice and the choice and the choice wer the answer should be a sho	lirected. rrying 4ma ns carrying neet to the	rks each. 7marks invigilator.	
	SECTION – A				
1. Ar a.	who developed the Verilog? a) Moorby b) Thomas c) Russell and Ritchie			[5x1=5] (1)	CO CO 1
b.	a) behavioural modelb) design architecturec) design entity	S		(1)	CO 2
c.	d) all of the Above In a digital clock application, the basic frequency must b a) 1 Hz b) 60 Hz	e divided down	ı as	(1)	CO3
d.	c) 100 Hz d) 1000 Hz			(1)	CO 4
e.	d) switch A K-Stage Pipeline is an acyclic circuit having exactly K	on e	every	(1)	CO 5

a) registers

b) capacitor

path from an input to an output.

c) clocks

d) switch

Subject Code: AMTVL0102

2.	Answer all the parts-	[5×2=10]	co
	 a. Which delay is called as simulation delay model? b. Which type of delays are used in behavioural model code? c. Which technology is avoided by combinational logic? d. What is Switch Level Modeling? e. What is the THROUGHPUT of a K-pipeline? 	(2) (2) (2) (2) (2)	CO1 CO2 CO3 CO4 CO5
	<u>SECTION – B</u>		
3.	Answer any five of the following-	[5x4=20]	CO
	a. Which are the different types of Design Methodologies? Explain them with examples.	(4)	CO 1
	b. What are the different types modelling styles used in Verilog language and explain any one modelling with example.	(4)	CO 2
	c. Explain styles for synthesis of combinational logic.	(4)	CO3
	d. Explain switch level modelling.	(4)	CO 4
	e. Explain Pipelining Methodology.f. Explain different types of data path operators ?	(4)	CO 5 CO 4
	g. Write a Verilog program for full adder circuit?	(4) (4)	CO 2
	SECTION – C		
4	Answer any one of the following- a. Explain_Data types in Verilog with examples.	[5×7=35] (7)	CO CO 1
_	b. Explain different types of operators used in Verilog language	(7)	CO 1
5.	 Answer any one of the following- a. Draw the logical diagram of 4X1 Multiplexer. Write a Verilog program for 4X1 Multiplexer. 	(7)	CO 2
6	b. Explain blocking & non-blocking assignments with example.Answer any one of the following-	(7)	CO 2
6.	a. Explain the concept of synthesis? Explain step by step process of synthesis.	(7)	CO3
	b. Write a short note on any one of the following-(i) Partitioning for synthesis.(ii) Optimization of Arithmetic Expression	(7)	CO 3
7.	Answer any one of the following-a. Explain the block diagram of Mealy and Moore state machine.	(7)	CO 4
	b. Explain modelling register banks in details.	(7)	CO 4
8.	Answer any one of the following-		
-•	a. Explain Pipeline Control Issues and Hardware	(7)	CO 5
	b. Explain the concept of Basic pipelining	(7)	CO 5