Р	rinted pa	age: 02		Subject Code: AN	ATVL01(	)1			
			Roll No:			$\Box \Box$			
N	DIDA IN	STITUTE OF ENG	GINEERING AND TECHNOI	OGY, GREATER	NOIDA				
		(An Autonomous	Institute Affiliated to AKT	U, Lucknow)					
		× ·	M. Tech	, , ,					
		(SEM• I	I THEORY EXAMINATION (	2020-2021)					
	(SEMI.IIIIION I EXAMINATION (2020-2021))								
	Time	Subje 8 Hours	ect Name: <u>CMOS Digital VLS</u>	<u>i Design</u> May	Marks•70				
	Time.	<b>1100</b> 15		тиал.					
<u>Gener</u>	al Instru	ictions:							
	All question	ons are compulsory. Ar	nswers should be brief and to the po	oint.					
> '	This Ques	tion paper consists of (	02 pages & 08 questions.						
	It compris	es of three Sections, A	A, B, and C. You are to attempt all th	ne sections.					
	Section A	Question No-1 is obj	jective type questions carrying 1 mar	k each, Question No- 2	is very short	t			
ans	wer type c	Oughting 2 mark each. Yo	ou are expected to answer them as d	lirected.	narla anah				
You	<u>section D</u> 1 need to 2	ttempt any five out of	seven questions given	emai choice carrying 4	liarks each.				
	Section C	Question No. 4-8 are	Long answer type – II (within unit c	hoice) questions carryir	ng 7marks				
eacl	n. You nee	ed to attempt any one p	part <u>a or b.</u>	- · ·	0				
	Students a	re instructed to cross t	the blank sheets before handing over	r the answer sheet to th	e invigilator.				
	No sheet s	hould be left blank. Ai	any written material after a blank she	et will not be evaluated	/checked.				
			SECTION – A						
1. An	swer all	he parts			[5x1=5]	CO			
a.	The de	evice that is normally	ly cut-off with zero gate bias is _		(1)	CO 1			
	mode	Enhancement							
	a. b	Depletion							
	с.	nMOS							
	d.	pMOS							
b.	A dev	ice connected so a	as to pull the output voltage to	the upper supply	(1)	CO 2			
	voltag	e usually VDD is cal	alleddevice.						
	a.	pull down							
	b.	pull up							
	c. d	co-centric							
	u.	co-centric							
с.	The threshold voltage Vth is not constant w. r. to the voltage difference (1) CO 3								
	betwe	en the substrate and	the source of MOS transistor.	This effect is called					
	a	 substrate-bias effec	ct or body effect						
	и. b.	threshold effect	et of oody effect						
	с.	mix effect							
	d.	none of these							
d.		is a cond	dition in which the parasitic com	ponents give rise to	(1)	CO 4			
	the establishment of low resistance conducting paths between VDD and VSS								
	with disastrous results.								
	a. L	Hold up							
	U. C	Trigger							
	с. д	Threshold							

	e.	is the time taken for a waveform to rise from 10% to 90% of its	(1)	CO 5
		steady-state value.		
		a. Fall Time		
		b. Rise Time		
		c. Setup time		
		d. Delay Time		
2.	Ans	wer all the parts-	$[5 \times 2 = 10]$	CO
	a.	Compare BJT and CMOS	(2)	CO 1
	b.	What do you mean by Speed Power Product?	(2)	CO 2
	c.	What is Euler's Graph?	(2)	CO 3
	d.	What do you mean by Voltage Bootstrapping?	(2)	CO 4
	e.	What is Flash Memory?	(2)	CO 5
-		$\frac{\text{SECTION} - B}{\text{SECTION}}$		CO
3.	Ans	swer any <u>five</u> of the following-	[5x4=20]	004
	a.	Explain the characteristics of nMOS in detail.	(4)	CO1
	b.	Explain the working of nMOS in detail with regions of operation.	(4)	CO1
	c.	Explain various Semiconductor Memories.	(4)	CO 5
	d.	What do you mean by PASS Transistor Logic? Explain it's usage.	(4)	CO 4
	e.	Explain Domino Logic.	(4)	CO 4
	I.	Comment on AOI and OIA gates with suitable example.	(4)	CO3
	g.	Explain Laten-up effect.	(4)	003
		SECTION – C		CO
4	Ans	wer any one of the following-	[5×7=35]	
	a.	Draw the schematic and layout of $Y = A$ . (B+C) + D.E. Explain with Euler's graph	(7)	CO 3
	b.	With neat sketches, explain in detail, all the steps involved in IC Fabrication process.	(7)	CO 1
5.	Ans	wer any one of the following-		
	a.	Explain the concept of Noise Margin. Find out the noise margin for any one	(7)	<b>CO 2</b>
		type of Inverter.		
	b.	Explain Switching characteristics of MOSFETs alongwith Rise Time, Fall Time, Setup Time and Hold Time.	(7)	CO 2
6.	Ans	wer any one of the following-		
	a.	Explain Transmission Gates. Implement any one gate using Transmission Gates.	(7)	CO 3
	b.	Explain the working of Resistive Load Inverter circuit with suitable regions of operation.	(7)	CO 2
7.	Ans	wer any one of the following-		
	a.	Derive an equation for $I_{ds}$ of an n channel enhancement MOSFET operating in saturation region.	(7)	CO 2
	b.	An n MOS transistor is operating in saturation region with the following parameters, Vgs=5V, $V_{tn} = 1.2V$ , (W/L) =10, $\mu_n c_{ox} = 110 \mu A/V^{-2}$ . Find trans conductance of the device.	(7)	CO 2
8.	Ans	wer any one of the following-		
	a.	Calculate the rise time and fall time of the CMOS inverter with the following parameters: $(W/L)_n = 6$ and $(W/L)_p = 8$ , $K'_n = 150 \mu A/V^2$ , $V_{tn} = 0.7V$ , $K'_p = 62 \mu A/V^2$ , $V_{tp} = -0.85V$ , $V_{DD} = 3.3V$ .	(7)	CO 2
		Total output capacitance $=150 \text{ pF}$ .		
	b.	Describe the NOR and NAND flash memory with neat diagram.	(7)	CO 5