

**NOIDA INSTITUTE OF ENGG. & TECHNOLOGY, GREATER NOIDA, GAUTAM BUDDH NAGAR  
(AN AUTONOMOUS INSTITUTE)**



**Affiliated to**

**DR. A.P.J. ABDUL KALAM TECHNICAL UNIVERSITY UTTAR PRADESH, LUCKNOW**



**Evaluation Scheme & Syllabus**

**For**

**Minor Degree / Specialization**

**in**

**VLSI Design**

**School of Electronics & Communication Engineering**

**(Effective from the Session: 2022-23)**

**NOIDA INSTITUTE OF ENGG. & TECHNOLOGY, GREATER NOIDA, GAUTAM BUDDH NAGAR  
(AN AUTONOMOUS INSTITUTE)**

**Minor Degree / Specialization  
VLSI Design**

**EVALUATION SCHEME**

Sl. No.	Subject Codes	Subject Name	Periods			Evaluation Scheme				End Semester		Total	Credit	SEM
			L	T	P	AA	QZ	TOTAL	PS	TE	PE			
1	AMSVL0301	Digital Integrated Circuit	3	0	0	25	25	50		100		150	3	III
2	AMSVL0401	Advanced Digital Design	3	0	0	25	25	50		100		150	3	IV
3	AMSVL0501	Digital Logic Design Using VHDL and Verilog	3	0	0	25	25	50		100		150	3	V
4	AMSVL0601	Programming Fundamentals for Design and Verification	3	0	0	25	25	50		100		150	3	VI
5	AMSVL0701	VLSI Testing and Testability	3	0	0	25	25	50		100		150	3	VII
6	AMSVL0351	Digital Integrated Circuit Lab	0	0	2				25		25	50	1	III
7	AMSVL0451	Advanced Digital Design Lab	0	0	2				25		25	50	1	IV
8	AMSVL0551	Digital Logic Design Using VHDL and Verilog Lab	0	0	2				25		25	50	1	V
9	AMSVL0751	Capstone Project	0	0	2				50		50	100	2	VII
		GRAND TOTAL										1000	20	

**NOIDA INSTITUTE OF ENGG. & TECHNOLOGY, GREATER NOIDA, GAUTAM BUDDH NAGAR  
(AN AUTONOMOUS INSTITUTE)**

**Branch wise Minor Degree / Specialization Details**

<b>S.no.</b>	<b>Name of Minor Degree/Specialization</b>	<b>Streams/Branches of B.Tech. Programs whose students are eligible to opt for the Minor Degree</b>	<b>Streams/Branches of B.Tech. Programs whose students are eligible to opt for the Specialization</b>
1	Artificial Intelligence and Machine Learning	All Branches except CSE and EC related Branches	CSE and EC related Branches
2	Data Science	All Branches except CSE and EC related Branches	CSE and EC related Branches
3	E-mobility	All Branches except ME related Branches	Only ME Branch
4	VLSI Design	All Branches except EC related Branches	Only EC Branch

**NOIDA INSTITUTE OF ENGG. & TECHNOLOGY, GREATER NOIDA, GAUTAM BUDDH NAGAR  
(AN AUTONOMOUS INSTITUTE)**

**Guidelines for assessment of Minor Degree / Specialization Program**

**For Theory Paper**

<b>Internal (50)</b>		<b>External (100)</b>
<b>AA (25)</b>	<b>QZ(25)</b>	
5 Assignments of 5 marks each	5 Quiz papers of 5 marks each	Theory Examination will be Conduct at the end of Semester

**For Practical Paper**

<b>Internal (25)</b>	<b>External (25)</b>
On the basis of continuous Assessment	Practical Examination will be Conduct at the end of Semester

<b>Course Code</b>	<b>AMSVL0301</b>	<b>L T P</b>	<b>credits</b>
<b>Course Title</b>	<b>Digital Integrated Circuit</b>	<b>3 0 0</b>	<b>3</b>
<b>Course Objective: Students will learn about</b>			
1	MOS and CMOS logic gate design.		
2	CMOS Combinational and Sequential logic circuit design		
3	Dynamic logic circuit Design		
4	VLSI design methodology		
5	Different ASIC Design Flow		
<b>Pre-requisites:</b> Basic knowledge of MOSFET and Digital Electronics			
<b>Course Contents/Syllabus</b>			
<b>UNIT-I</b>	<b>MOSFET and CMOS Theory</b>	<b>8 hours</b>	
Evolution of VLSI, MOS threshold voltage, MOS device design equations, MOSFET scaling and small geometry effects, MOSFET capacitances. CMOS logic gate design: CMOS inverter, DC characteristics, rise time, fall time delays, noise margin, static & dynamic power dissipation, CMOS NAND, NOR, XOR and XNOR gates, Transistor sizing.			
<b>UNIT-II</b>	<b>CMOS Combinational and Sequential logic circuit design</b>	<b>8 hours</b>	
CMOS Combinational Circuit: Design Half Adder, Full Adder, Multiplexer, Demultiplexers using CMOS. CMOS Sequential logic circuits: Design SR latch, SR flip flop, JK flip flop, D flip flop using CMOS.			
<b>UNIT-III</b>	<b>Dynamic logic circuit Design</b>	<b>8 hours</b>	
Logic Gate design using pass transistor, different Combinational Circuit design using transmission gate and Pseudo NMOS logic. <b>Dynamic logic circuits:</b> Basic principle, non-ideal effects, domino CMOS logic, high performance dynamic CMOS circuits, clocking issues, clock distribution.			
<b>UNIT IV</b>	<b>VLSI Design Methodology</b>	<b>8 hours</b>	
VLSI design methodology, design Hierarchy, concept of regularity, modularity & locality, VLSI design style like Full Custom, Semi-Custom, Gate Array, Standard Cell and FPGA, design flow, Design quality Parameters, computer aided design technology, stick diagram and design rules, lambda-based design rules.			
<b>UNIT-V</b>	<b>ASIC Design Flow</b>	<b>8 hours</b>	
Introduction of Application Specific Integrated Circuit (ASIC) Design Flow: An overview of Backend VLSI Design Flow – Libraries, Floor-planning, Placement, Routing, Verification, Testing. Specifications and Schematic cell Design, Spice simulation Analysis of analog and digital circuits, Circuit Extraction, Electrical rule check, Layout Vs. Schematic (LVS), Post-layout Simulation and Parasitic extraction, Design format, Timing analysis, Back notation and Post layout simulation, ASIC design implementation.			
<b>Course Outcomes: After completion of this course students will be able to</b>			
CO 1	Express the concept of MOS design and CMOS logic gate design.	K1, K2	
CO 2	Design CMOS Combinational and Sequential logic circuit.	K1, K2, K3	
CO 3	Implement various logic gate using Dynamic logic Technique.	K1, K2, K3	
CO 4	Discuss the VLSI design methodology and its design flow.	K1, K2	

CO 5	Describe ASIC Design Flow.	K1, K2, K3
<b>Text Books:</b>		
1. Sung-Mo Kang & Yosuf Leblebici, “CMOS Digital Integrated Circuits: Analysis & Design”,Mcgraw Hill, 4th Edition.		
2. A.S. Sedra and K.C. Smith, “Microelectronic Circuits,” Saunder's College l l Publishing, 4th edition.		
<b>Reference Books:</b>		
1. Introduction to VLSI, Eshraghian & Pucknell, Tata McGraw-Hill Publishing Company Ltd., New Delhi, 2007		
2. W.Wolf, Modern VLSI Design: System on Chip, Third Edition, Pearson, 2002.		
<b>Unit 1</b>	<a href="https://www.youtube.com/watch?v=MUBiC9yz2fc">https://www.youtube.com/watch?v=MUBiC9yz2fc</a> <a href="https://www.youtube.com/watch?v=fqiYu6IOtmU&amp;t=2225s">https://www.youtube.com/watch?v=fqiYu6IOtmU&amp;t=2225s</a> <a href="https://www.youtube.com/watch?v=m5rEKAqHyKo&amp;t=1707s">https://www.youtube.com/watch?v=m5rEKAqHyKo&amp;t=1707s</a>	
<b>Unit 2</b>	<a href="https://www.youtube.com/watch?v=8caQpnxa3iE">https://www.youtube.com/watch?v=8caQpnxa3iE</a> <a href="https://www.youtube.com/watch?v=RZo--xYfTR4&amp;t=1232s">https://www.youtube.com/watch?v=RZo--xYfTR4&amp;t=1232s</a> <a href="https://www.youtube.com/watch?v=jhEMjTG20tI">https://www.youtube.com/watch?v=jhEMjTG20tI</a> <a href="https://www.youtube.com/watch?v=A8qOlc-jLIA">https://www.youtube.com/watch?v=A8qOlc-jLIA</a>	
<b>Unit 3</b>	<a href="https://www.youtube.com/watch?v=q8adOpQx7tc&amp;t=2187s">https://www.youtube.com/watch?v=q8adOpQx7tc&amp;t=2187s</a> <a href="https://www.youtube.com/watch?v=Eu9MLCekmwU">https://www.youtube.com/watch?v=Eu9MLCekmwU</a> <a href="https://www.youtube.com/watch?v=u-s5PL-qbZA">https://www.youtube.com/watch?v=u-s5PL-qbZA</a>	
<b>Unit 4</b>	<a href="https://www.youtube.com/watch?v=20nvQRVwz0&amp;list=PLCmoXVuSEVHIEJi3SwdyJ4EiCffuyqpk&amp;index=3">https://www.youtube.com/watch?v=20nvQRVwz0&amp;list=PLCmoXVuSEVHIEJi3SwdyJ4EiCffuyqpk&amp;index=3</a> <a href="https://www.youtube.com/watch?v=7mAL0Au02To&amp;list=PLCmoXVuSEVHIEJi3SwdyJ4EiCffuyqpk&amp;index=4">https://www.youtube.com/watch?v=7mAL0Au02To&amp;list=PLCmoXVuSEVHIEJi3SwdyJ4EiCffuyqpk&amp;index=4</a>	
<b>Unit 5</b>	<a href="https://www.youtube.com/watch?v=oZSv68esbgI&amp;t=22s">https://www.youtube.com/watch?v=oZSv68esbgI&amp;t=22s</a> <a href="https://www.youtube.com/watch?v=4cPkr1VHu7Q&amp;t=8s">https://www.youtube.com/watch?v=4cPkr1VHu7Q&amp;t=8s</a>	

<b>Course Code</b>	<b>AMSVL0401</b>	<b>L T P</b>	<b>Credit</b>
<b>Course Title</b>	<b>Advanced Digital Design</b>	<b>3 0 0</b>	<b>03</b>
<b>Course Objective:</b>			
1	To study finite state machines and its realization.		
2	To study asynchronous Sequential machine.		
3	To learn Designing of Digital logic using PLD.		
4	To get knowledge of different FPGA series.		
5	To study different CPLD series.		
<b>Pre-requisites: Basics of CMOS and Digital Electronics.</b>			
<b>Course Contents / Syllabus</b>			
<b>UNIT-I</b>	<b>Finite State Machine (FSM)</b>	<b>8 hours</b>	
Introduction, Design Strategies, Mealy & Moore model, Realization of State Diagram & state table from verbal description, Minimization of State Table from completely & Incompletely specified State Machine, Introduction to Algorithmic State Machine.			
<b>UNIT-II</b>	<b>Asynchronous Sequential Circuit</b>	<b>8 hours</b>	
Introduction to Asynchronous Sequential Machine (ASM), fundamental & pulse mode Asynchronous Sequential machine, Secondary State Assignments in Asynchronous Sequential machine, Races & Hazards.			
<b>UNIT-III</b>	<b>Programmable Logic Devices (PLD)</b>	<b>8 hours</b>	
Introduction, Architecture, Features & Digital Design of ROM, EPROM, EEPROM, Flash Memory, PLA, PAL & PGA. Design of Combinational and Sequential Circuits, keypad scanner using PLD.			
<b>UNIT-IV</b>	<b>Field Programmable Gate Array (FPGA)</b>	<b>8 hours</b>	
FPGA-Configurable Logic Block, IO block programmable interconnect, LUT based, Multiplexer based Technology mapping, Routing architecture, FPGA Design flow. Block Diagram and CLB of Xilinx FPGA XC3000 and Xilinx FPGA XC4000, use of One-hot Assignment Technique in FPGA.			
<b>UNIT-V</b>	<b>Complex Programmable Logic Devices (CPLD)</b>	<b>8 hours</b>	
Difference between FPGA and CPLDs, Altera series – Max 5000/7000 series and Altera FLEX logic- 10000 series CPLDs, AMD's- CPLD (Mach 1 to 5), Cypress FLASH 370 Device technology, Lattice plsi architectures – 3000 series – Speed performance and system programmability.			
<b>Course Outcome: After completion of this course students will be able to</b>			
CO 1	Realize Finite State Machines.		
CO 2	Formulate Asynchronous Sequential Machine.		
CO 3	Design Digital logic using PLD.		
CO 4	Explain different FPGA series.		
CO 5	Explain different CPLD series.		
<b>Text books:</b>			

1. P. K. Chan& S. Mourad, Digital Design using Field Programmable Gate Array, Prentice Hall.
2. Charles H Roth, Jr., “Digital Systems Design Using VHDL”, PWS, 1998.
3. S. Trimberger, Edr., Field Programmable Gate Array Technology, Kluwer Academic Pub.
<b>Reference Books:</b>
1. J. Old Field, R. Dorf, Field Programmable Gate Arrays, John Wiley& Sons, Newyork.
2. S.Brown,R.Francis, J.Rose, Z.Vransic, Field Programmable GateArray,Kluwer Pub.
3. Richard FJinder , “Engineering Digital Design,”Academic press

Unit-1	Mealy & Moore model,	<a href="https://www.youtube.com/watch?v=O3If0Nr9to0">https://www.youtube.com/watch?v=O3If0Nr9to0</a> (NPTEL)  <a href="https://www.youtube.com/watch?v=_88FzOc9GzA">https://www.youtube.com/watch?v=_88FzOc9GzA</a>  <a href="https://www.youtube.com/watch?v=_gazATZF0R8">https://www.youtube.com/watch?v=_gazATZF0R8</a>
	Realization of State Diagram & state table from verbal description,	<a href="https://www.youtube.com/watch?v=NNOSWnTHakY">https://www.youtube.com/watch?v=NNOSWnTHakY</a>  <a href="https://www.youtube.com/watch?v=IXORIs1dHs0">https://www.youtube.com/watch?v=IXORIs1dHs0</a>
	Minimization of State Table from completely & Incompletely specified State Machine	<a href="https://www.youtube.com/watch?v=2JDLqfYmhDk">https://www.youtube.com/watch?v=2JDLqfYmhDk</a>  <a href="https://www.youtube.com/watch?v=XBIV1Gz3J-w">https://www.youtube.com/watch?v=XBIV1Gz3J-w</a>
	Introduction to Algorithmic State Machine.	<a href="https://www.youtube.com/watch?v=vYUoYmtpg_E">https://www.youtube.com/watch?v=vYUoYmtpg_E</a>  <a href="https://www.youtube.com/watch?v=7GJvH1EQCX4">https://www.youtube.com/watch?v=7GJvH1EQCX4</a>
Unit-2	Introduction to Asynchronous Sequential Machine (ASM)	<a href="https://www.youtube.com/watch?v=nsPhvW16lek">https://www.youtube.com/watch?v=nsPhvW16lek</a> &list=PLbRMhDVUMngfV8C6EINAUaQQz06wEhFM5&index=54
	fundamental & pulse mode Asynchronous Sequential machine	<a href="https://www.youtube.com/watch?v=nsPhvW16lek">https://www.youtube.com/watch?v=nsPhvW16lek</a>
	Secondary State Assignments in Asynchronous	<a href="https://www.youtube.com/watch?v=PdY0yDMC2pg">https://www.youtube.com/watch?v=PdY0yDMC2pg</a>



	Sequential machine	
	Races & Hazards.	<a href="https://www.youtube.com/watch?v=PdY0yDMC2pg">https://www.youtube.com/watch?v=PdY0yDMC2pg</a> <a href="https://www.youtube.com/watch?v=pzhAkdh1UO8">https://www.youtube.com/watch?v=pzhAkdh1UO8</a>
Unit-3	Introduction, Architecture, Features & Digital Design of ROM, EPROM, EEPROM, Flash Memory	<a href="https://www.youtube.com/watch?v=tas2eUavhRE">https://www.youtube.com/watch?v=tas2eUavhRE</a>
	PLA, PAL & PGA	<a href="https://www.youtube.com/watch?v=gCAYY0fHPq4">https://www.youtube.com/watch?v=gCAYY0fHPq4</a> <a href="https://www.youtube.com/watch?v=qlq4NHk5Y_w">https://www.youtube.com/watch?v=qlq4NHk5Y_w</a> <a href="https://www.youtube.com/watch?v=IAqERUtAsqk">https://www.youtube.com/watch?v=IAqERUtAsqk</a> <a href="https://www.youtube.com/watch?v=VW29K1jGLnk">https://www.youtube.com/watch?v=VW29K1jGLnk</a> <a href="https://www.youtube.com/watch?v=BhSWeGzRqEc">https://www.youtube.com/watch?v=BhSWeGzRqEc</a> <a href="https://www.youtube.com/watch?v=BMq6ohsBDpc">https://www.youtube.com/watch?v=BMq6ohsBDpc</a> <a href="https://www.youtube.com/watch?v=RNLtp2ZHbE">https://www.youtube.com/watch?v=RNLtp2ZHbE</a>
	Design of Combinational and Sequential Circuits, keypad scanner using PLD.	<a href="https://www.youtube.com/watch?v=8-LpYxLLTr8">https://www.youtube.com/watch?v=8-LpYxLLTr8</a> <a href="https://www.youtube.com/watch?v=SzV4I0_1MCQ">https://www.youtube.com/watch?v=SzV4I0_1MCQ</a> <a href="https://www.youtube.com/watch?v=XaJF2OYzjLI&amp;list=PLbMVogVj5nJSY-1XxFHgwgtj2F7mB7NuV&amp;index=33">https://www.youtube.com/watch?v=XaJF2OYzjLI&amp;list=PLbMVogVj5nJSY-1XxFHgwgtj2F7mB7NuV&amp;index=33</a>
Unit-4	FPGA- Configurable Logic Block, IO block programmable interconnect, LUT based,	<a href="https://www.youtube.com/watch?v=gUsHwi4M4xE&amp;list=RDQMvKBUISMkoYE&amp;start_radio=1">https://www.youtube.com/watch?v=gUsHwi4M4xE&amp;list=RDQMvKBUISMkoYE&amp;start_radio=1</a> (What Is An FPGA?) <a href="https://www.youtube.com/watch?v=jbOjWp4C3V4">https://www.youtube.com/watch?v=jbOjWp4C3V4</a> (FPGA Architecture)
	Multiplexer based Technology mapping, Routing architecture, FPGA Design flow.	<a href="https://www.youtube.com/watch?v=jbOjWp4C3V4">https://www.youtube.com/watch?v=jbOjWp4C3V4</a> <a href="https://www.youtube.com/watch?v=C8Bp1UH9D8E">https://www.youtube.com/watch?v=C8Bp1UH9D8E</a> <a href="https://www.youtube.com/watch?v=yG3dBx8kToM">https://www.youtube.com/watch?v=yG3dBx8kToM</a> <a href="https://www.youtube.com/watch?v=RnXK0n0grmc">https://www.youtube.com/watch?v=RnXK0n0grmc</a>

	Block Diagram and CLB of Xilinx FPGA XC3000 and Xilinx FPGA XC4000	<a href="https://www.youtube.com/watch?v=8RJyie0eXS0">https://www.youtube.com/watch?v=8RJyie0eXS0</a> (Xilinx XC 3000 Séries)  <a href="https://www.youtube.com/watch?v=WKGY7Y9wJvw">https://www.youtube.com/watch?v=WKGY7Y9wJvw</a> (Xilinx XC 4000 Séries)
	use of One-hot Assignment Technique in FPGA.	<a href="https://www.youtube.com/watch?v=T2b5wlBcE-E">https://www.youtube.com/watch?v=T2b5wlBcE-E</a>  <a href="https://www.youtube.com/watch?v=Aj2a_AkyXcE">https://www.youtube.com/watch?v=Aj2a_AkyXcE</a>
Unit-5	Difference between FPGA and CPLDs,	<a href="https://www.youtube.com/watch?v=jbOjWp4C3V4">https://www.youtube.com/watch?v=jbOjWp4C3V4</a> (FPGA Architecture)
	Altera series – Max 5000/7000 series and Altera FLEX logic-10000 series CPLDs,	<a href="https://www.youtube.com/watch?v=VE3jdCxzTjU">https://www.youtube.com/watch?v=VE3jdCxzTjU</a> (AlteraMax7000, AltraFLEX10k)  <a href="https://www.youtube.com/watch?v=oDwBWvUxOrU">https://www.youtube.com/watch?v=oDwBWvUxOrU</a> (Configuration Schemes for Intel® FPGAs) <a href="https://www.youtube.com/watch?v=OuO84HeLqDo&amp;list=PLbMVogVj5nJSY-1XxFHgwgtj2F7mB7NuV&amp;index=41">https://www.youtube.com/watch?v=OuO84HeLqDo&amp;list=PLbMVogVj5nJSY-1XxFHgwgtj2F7mB7NuV&amp;index=41</a> (Altera & Actel FPGAs) <a href="https://www.youtube.com/watch?v=OuO84HeLqDo&amp;list=PLbMVogVj5nJSY-1XxFHgwgtj2F7mB7NuV&amp;index=42">https://www.youtube.com/watch?v=OuO84HeLqDo&amp;list=PLbMVogVj5nJSY-1XxFHgwgtj2F7mB7NuV&amp;index=42</a> <a href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/archives/m5000.pdf">https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/archives/m5000.pdf</a> <a href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/archives/m7000.pdf">https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/archives/m7000.pdf</a>
	AMD's- CPLD (Mach 1 to 5)	
	Cypress FLASH 370 Device technology	<a href="https://www.youtube.com/watch?v=5qkHodxUxNU">https://www.youtube.com/watch?v=5qkHodxUxNU</a>
	Lattice plsi architectures – 3000 series – Speed performance and system programmability.	<a href="https://www.datasheetarchive.com/pdf/download.php?id=d5c50524830e8cf8efe8301f01f66f580ee996&amp;type=P&amp;term=LATTICE%2520plsi%2520architecture%25203000%2520SERIES">https://www.datasheetarchive.com/pdf/download.php?id=d5c50524830e8cf8efe8301f01f66f580ee996&amp;type=P&amp;term=LATTICE%2520plsi%2520architecture%25203000%2520SERIES</a>  <a href="https://www.datasheetarchive.com/pdf/download.php?id=796cc460d3dae1bafb535546728a4b6004f1ef&amp;type=P&amp;term=LATTICE%2520plsi%2520architecture%25203000%2520SERIES">https://www.datasheetarchive.com/pdf/download.php?id=796cc460d3dae1bafb535546728a4b6004f1ef&amp;type=P&amp;term=LATTICE%2520plsi%2520architecture%25203000%2520SERIES</a>

<b>Course Code</b>	<b>AMSVL0501</b>	<b>L T P</b>	<b>Credits</b>
<b>Course Title</b>	<b>Digital Logic Design Using VHDL and Verilog</b>	<b>3 0 0</b>	<b>3</b>
<b>Course Objective: The student will</b>			
1	Understand the basic knowledge of VHDL.		
2	Able to identify VHDL Modelling Types		
3	Learn about Combinational modules and Sequential modules using VHDL		
4	Learn about Verilog HDL Fundamentals.		
5	Design Verilog Combinational & Sequential Circuits modules.		
<b>Pre-requisites:</b> Digital logic Design.			
<b>Course Contents/Syllabus</b>			
<b>UNIT-I</b>	<b>Introduction to VHDL</b>	<b>8 hours</b>	
Need of VHDL, HDL Design Flow, Basic language element of VHDL, Port Type, Configurational Declaration, Package Declaration, Package body, Data Objects, Data Types, Subprograms.			
<b>UNIT-II</b>	<b>VHDL Modeling Types &amp; VHDL Combinational Circuits modules</b>	<b>8 hours</b>	
Behavioural modelling: variable and signal assignment Statements. Data flow modelling: concurrent and conditional signal assignment statement. Structural modelling: component declaration and component instantiation.  VHDL code for Logic gates, Decoder, Encoder, Multiplexers and Demultiplexers. Standard combinational modules: Adder modules- Design of full-adder module and a Carry-look ahead Adder module.			
<b>UNIT-III</b>	<b>Sequential modules using VHDL</b>	<b>8 hours</b>	
VHDL code for SR,JK,D,T Flip Flop, Standard sequential modules: Register Module, Shift register module, counter module.			
<b>UNIT- IV</b>	<b>Introduction to Verilog</b>	<b>8 hours</b>	
Basic language element of Verilog, Behavioural modelling, Data flow modelling, Structural modelling, Switch Level modelling, Differences between tasks and functions, Procedural continuous assignments, overriding parameters, conditional compilation and execution, Verilog code for basic logic gates.			
<b>UNIT-V</b>	<b>Verilog Combinational &amp; Sequential Circuits modules</b>	<b>8 hours</b>	
Verilog code for Decoder, Encoder, Multiplexers and Demultiplexers. Standard combinational modules: Adder modules- Design of full-adder module and a Carry-look ahead Adder module. Verilog code for SR, JK, D, T Flip Flop, Standard sequential modules: Register Module, Shift register module, counter module, Modelling Finite State Machines(FSM) with Verilog.			
<b>Course Outcomes: After completion of this course students will be able to</b>			
CO 1	Know the basic building block of VHDL.	K1,K2	
CO 2	Outline various VHDL Modeling styles.	K2	
CO 3	Program standard combinational modules using VHDL.	K4,K6	
CO 4	Program standard sequential modules using VHDL.	K4,K5	
CO 5	Know the basic concept of Verilog.	K1,K3	

**Text Books:**

1. J. Bhaskar, “ A VHDL Primer”, Addison Wesley, 1999.
2. Samir Palnitkar, “Verilog HDL: A Guide to Digital Design and Synthesis, Second Edition”, Prentice Hall PTR,2003
3. C. H. Roth, “Digital System Design using VHDL”, PWS Publishing

**Reference Books**

1. J.F. Wakerly, “Digital Design-Principles and Practices”, PHL
2. Douglas Perry, “VHDL”, MGH
3. Michae John Sebastian Smith, “Application-Specific Integrated Circuits”, Addison- Wesley.
4. Z. Navabi, “ VHDL-Analysis and Modeling of Digital Systems”, MGH

**Video Links**

<b>Unit-1</b>	Need of VHDL	<a href="https://www.youtube.com/watch?v=eGhgZ0tQznc">https://www.youtube.com/watch?v=eGhgZ0tQznc</a>
	HDL Design Flow	<a href="https://www.youtube.com/watch?v=IHjGVuc8pvQ">https://www.youtube.com/watch?v=IHjGVuc8pvQ</a>
	Basic language element of VHDL	<a href="https://www.youtube.com/watch?v=uaGugWIk_Uk">https://www.youtube.com/watch?v=uaGugWIk_Uk</a>
	Port Type	<a href="https://www.youtube.com/watch?v=ygCAA2aSaoY">https://www.youtube.com/watch?v=ygCAA2aSaoY</a>
	Configurational Declaration	<a href="https://www.youtube.com/watch?v=jZGS1TmRc2s">https://www.youtube.com/watch?v=jZGS1TmRc2s</a>
	Package Declaration	<a href="https://www.youtube.com/watch?v=B7cl22riYYw">https://www.youtube.com/watch?v=B7cl22riYYw</a>
	Package body	<a href="https://www.youtube.com/watch?v=CE-BWT-h0_8">https://www.youtube.com/watch?v=CE-BWT-h0_8</a>
	Data Objects	<a href="https://www.youtube.com/watch?v=0rP_idtkn-g">https://www.youtube.com/watch?v=0rP_idtkn-g</a>
	Data Types	<a href="https://www.youtube.com/watch?v=2GZa26T_lvI">https://www.youtube.com/watch?v=2GZa26T_lvI</a>
	Subprograms	<a href="https://www.youtube.com/watch?v=jpTiDSord94">https://www.youtube.com/watch?v=jpTiDSord94</a>
<b>Unit-2</b>	Behavioural modelling: variable and signal assignment Statements.	<a href="https://www.youtube.com/watch?v=2M8cN9NCZBU">https://www.youtube.com/watch?v=2M8cN9NCZBU</a>
	Data flow modelling: concurrent and conditional signal assignment statement.	<a href="https://www.youtube.com/watch?v=FXqhtAz8nzY">https://www.youtube.com/watch?v=FXqhtAz8nzY</a>
	Structural modelling: component declaration and component instantiation.	<a href="https://www.youtube.com/watch?v=YQVRnyrdQxY">https://www.youtube.com/watch?v=YQVRnyrdQxY</a>

	VHDL code for Logic gates,	<a href="https://www.youtube.com/watch?v=pD6g661kv_s">https://www.youtube.com/watch?v=pD6g661kv_s</a>
	VHDL code for Decoder, Encoder	
	VHDL code for Multiplexers and Demultiplexers	<a href="https://www.youtube.com/watch?v=LxKjjet00BI">https://www.youtube.com/watch?v=LxKjjet00BI</a>
	Standard combinational modules: Adder modules	<a href="https://www.youtube.com/watch?v=fXrbYMDevDU">https://www.youtube.com/watch?v=fXrbYMDevDU</a>
	Design of full-adder module and a Carry look ahead Adder module	<a href="https://www.youtube.com/watch?v=zQYfr5yuPE4">https://www.youtube.com/watch?v=zQYfr5yuPE4</a>
<b>Unit-3</b>	VHDL code for SR Flip Flop	<a href="https://www.youtube.com/watch?v=Ek6Dsi3YNTA">https://www.youtube.com/watch?v=Ek6Dsi3YNTA</a>
	VHDL code for JK Flip Flop	<a href="https://www.youtube.com/watch?v=exi4QZ1iW2A">https://www.youtube.com/watch?v=exi4QZ1iW2A</a>
	VHDL code for D Flip Flop	<a href="https://www.youtube.com/watch?v=os_qhF4upOQ">https://www.youtube.com/watch?v=os_qhF4upOQ</a>
	VHDL code for T Flip Flop	<a href="https://www.youtube.com/watch?v= UIyWK_FQOk">https://www.youtube.com/watch?v= UIyWK_FQOk</a>
	Standard sequential modules: Register Module, Shift Register module	<a href="https://www.youtube.com/watch?v=XkBAFhYBauo">https://www.youtube.com/watch?v=XkBAFhYBauo</a>
	Counter module	<a href="https://www.youtube.com/watch?v=nASo9_FyCMg">https://www.youtube.com/watch?v=nASo9_FyCMg</a>
<b>Unit-4</b>	Basic language element of Verilog	<a href="https://www.youtube.com/watch?v=fgyZH98o1rc">https://www.youtube.com/watch?v=fgyZH98o1rc</a>
	Behavioural modelling	<a href="https://www.youtube.com/watch?v=KgSO06yKIJo">https://www.youtube.com/watch?v=KgSO06yKIJo</a>
	Data flow modelling	<a href="https://www.youtube.com/watch?v=Bmx10bk-W_c">https://www.youtube.com/watch?v=Bmx10bk-W_c</a>
	Structural modelling	<a href="https://www.youtube.com/watch?v=Zk2mCKowUt4">https://www.youtube.com/watch?v=Zk2mCKowUt4</a>
	Switch Level modelling	<a href="https://www.youtube.com/watch?v= kDyXCkyCzA">https://www.youtube.com/watch?v= kDyXCkyCzA</a>
	Differences between tasks and functions	<a href="https://www.youtube.com/watch?v=vwvIv43IZ6o">https://www.youtube.com/watch?v=vwvIv43IZ6o</a>

	continuous assignments, overriding parameters, conditional compilation and execution, Procedural	<a href="https://www.youtube.com/watch?v=NIaoRQ5U9b0">https://www.youtube.com/watch?v=NIaoRQ5U9b0</a>
	Verilog code for basic logic gates	<a href="https://www.youtube.com/watch?v=1a2cZDFHJSY">https://www.youtube.com/watch?v=1a2cZDFHJSY</a>
<b>Unit-5</b>	Verilog code for Decoder	<a href="https://www.youtube.com/watch?v=5kUOerxLbOc">https://www.youtube.com/watch?v=5kUOerxLbOc</a>
	Verilog code for Encoder	<a href="https://www.youtube.com/watch?v=Uj87Zh2K5ok">https://www.youtube.com/watch?v=Uj87Zh2K5ok</a>
	Verilog code for Multiplexers	<a href="https://www.youtube.com/watch?v=8Z96GEWNaZI">https://www.youtube.com/watch?v=8Z96GEWNaZI</a>
	Verilog code for Demultiplexers	<a href="https://www.youtube.com/watch?v=SzipzVCIDOU">https://www.youtube.com/watch?v=SzipzVCIDOU</a>
	Standard combinational modules: Adder modules- Design of full-adder module and a Carry-look ahead Adder module	<a href="https://www.youtube.com/watch?v=ia4c2SVGYOE">https://www.youtube.com/watch?v=ia4c2SVGYOE</a>

<b>Course Code</b>	<b>AMSVL0601</b>	<b>L T P</b>	<b>Credits</b>
<b>Course Title</b>	<b>Programming Fundamentals for Design and Verification</b>	<b>3 0 0</b>	<b>3</b>
<b>Course Objective: The student will able to learn</b>			
1	<b>C and C++ Programming Fundamentals.</b>		
2	<b>HDL Simulation and Synthesis</b>		
3	<b>System Verilog Fundamentals</b>		
4	<b>System Verilog Design and Interfacing</b>		
5	<b>Verification and its Concepts</b>		
<b>Pre-requisites:</b> CMOS VLSI Design, Digital logic Design.			
<b>Course Contents/ Syllabus</b>			
<b>UNIT-I</b>	<b>C and C++ Programming Fundamentals</b>		<b>8 hours</b>
Introduction to C, Data Types and variables, Arrays, Pointers, Functions, Loop, Strings, Structures, Nesting Structures, Array of Structures & Unions. Introduction to C++, Classes & Objects, Inheritance, Class and Function Templates, Exception Handling, Namespaces.			
<b>UNIT-II</b>	<b>HDL Simulation and Synthesis</b>		<b>8 hours</b>
HDL Flow, The concept of Simulation, Types of simulation, HDL Simulation and Modeling, Simulation Vs Synthesis result, The Synthesis Concept, Synthesis of high level constructs, Timing Analysis of Logic circuits, Clock Skew, Clock Jitter, Combinatorial Logic Synthesis, State machine synthesis, Efficient coding styles, Partitioning for synthesis, Pipelining, Resource sharing, Optimizing arithmetic expressions, The Simulation and Synthesis Tools.			
<b>UNIT-III</b>	<b>System Verilog</b>		<b>8 hours</b>
Origins, Overview, Need and Importance, System Verilog Declaration Spaces, Data types, System Verilog Literal Values and Built-in Data Types, System Verilog User-Defined and Enumerated Types, Arrays, structure, union, Procedural Blocks and Procedural Statements, Task and function.			
<b>UNIT- IV</b>	<b>System Verilog Design and Interfacing</b>		<b>8 hours</b>
Modelling Finite State Machines with System Verilog, System Verilog Design Hierarchy, System Verilog Interfaces, Behavioural and Transaction Level Modelling.			
<b>UNIT-V</b>	<b>Verification and its Concepts</b>		<b>8 hours</b>
Introduction to Verification, Types of verification, Code coverage, Introduction to task & functions in System Verilog, OOPs Terminology, Implementation of OOPs Concepts in System Verilog, Randomization, Case Studies, Assertions property, Assertions Time, Functional Coverage, FSMMD methodologies and working principles, Verilog Regions, Case Studies.			
<b>Course Outcomes: After completion of this course students will be able to</b>			
CO 1	Program using C and C++ Language		K1,K2
CO 2	Simulate and Synthesize Digital Circuits		K2
CO 3	Understand System Verilog Fundamentals		K4,K6
CO 4	Design and Interfacing Digital Circuits using System Verilog		K4,K5
CO 5	Understand Verification stage and its Concepts		K1,K3
<b>Text Books:</b>			
1. Gary K. Yeap, Practical Low Power Digital VLSI Design, KAP 2007			

2. Rabaey, Pedram , "Low power design methodologies" Kluwer Academic, 1997.

**Reference Books:**

1. Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit" Wiley 2000

**Unit 1**

<https://www.youtube.com/watch?v=zjyR9e-N1D4>  
<https://www.youtube.com/watch?v=8kPo2OlvyCM>

**Unit 2**

<https://www.youtube.com/watch?v=PJGvZSIsLKs>  
<https://www.youtube.com/watch?v=wiNDn19GpRU>  
<https://www.youtube.com/watch?v=dZZS8rPZQdM>

**Unit 3**

<https://www.youtube.com/watch?v=U18k9TDP5uw>  
<https://www.youtube.com/watch?v=5LUQxIDRsRI>  
<https://www.youtube.com/watch?v=a852Qb7CkTY>

**Unit 4**

<https://www.youtube.com/playlist?list=PLwdnzlV3ogoVGq4TIpX4NH6QEFYiAnyvA>  
<https://www.youtube.com/watch?v=uqNbVuuaw9w>

**Unit 5**

<https://www.youtube.com/watch?v=QwjGvzEOtKo>  
[https://www.youtube.com/watch?v=zC5b5\\_7oRkK](https://www.youtube.com/watch?v=zC5b5_7oRkK)  
<https://www.youtube.com/watch?v=FWKK08X9aLk>



<b>Course Code</b>	<b>AMSVL0701</b>	<b>L T P</b>	<b>Credits</b>
<b>Course Title</b>	<b>VLSI Testing and Testability</b>	<b>3 0 0</b>	<b>3</b>
<b>Course Objective: The student will able to learn</b>			
1	Basics of testing and fault modelling		
2	Testing and testability of combinational circuits		
3	Testing and testability of combinational circuits		
4	Built-in Self-Test (BIST), Memory and delay faults including IDDQ Testing		
5	Verification using UVM		
<b>Pre-requisites:</b> Fundamental knowledge of VLSI circuits			
<b>Course Contents/ Syllabus</b>			
<b>UNIT-I</b>	<b>Basics of Testing and Fault modelling</b>	<b>8 hours</b>	
Introduction, Principle of testing, Types of testing, DC and AC parametric tests, Fault modelling, Stuck-at fault, Fault equivalence, Fault collapsing, Fault dominance, Fault simulation, Temporary Faults, Testing of Chips, Automatic test equipments			
<b>UNIT-II</b>	<b>Testing and Testability of combinational circuits</b>	<b>8 hours</b>	
Test generation basics, Test generation algorithms, Path sensitization, Boolean difference, D-algorithm, Testable combinational logic circuit design, The Reed Mullar Expansion Technique, Three-Level OR-AND-OR Design, Automatic Synthesis of Testing Logic, Testable Design of Multilevel Combinational Circuits, Synthesis of Random Pattern Testable Combinational Circuits, Path Delay Fault Testable Combinational Logic Design, Testable PLA Design.			
<b>UNIT-III</b>	<b>Testing and Testability of Sequential Circuits</b>	<b>8 hours</b>	
Testing of sequential circuits as iterative combinational circuits, state table verification, test generation based on circuit structure, Design of testable sequential circuits, Ad Hoc design rules, scan path technique (scan design), Partial scan, Level Sensitive Scan Design, Random Access Scan Technique, Partial Scan, Testable Sequential Circuit Design Using Non scan Techniques, Cross Check, Boundary Scan.			
<b>UNIT- IV</b>	<b>Built-In Self-Test, delay fault and IDDQ testing</b>	<b>8 hours</b>	
Test pattern generation of Built-in Self-Test (BIST), Output Response Analysis, Circular BIST, BIST Architectures. Testable memory design, RAM fault models, test algorithms for RAMs, Delay faults, Delay test, IDDQ testing, testing methods, limitations of IDDQ Testing, BIST Techniques for Ram Chips, Test Generation and BIST for Embedded RAMs.			
<b>UNIT-V</b>	<b>Verification using UVM</b>	<b>8 hours</b>	
Introduction to Universal Verification Methodology (UVM), Transaction, Test bench & its component, UVM class factory overview, UVM reporting, Device Under Test (DUT) and its connection with environment, Scoreboards, coverage, predictors, monitors, Hierarchy in UVM, Factory Overrides, Interfaces in UVM, Configuration, Introduction of sequences, Multiple Sequences configuration, UVM register Model, RM & its use in verification, RM integration, TLM (Transaction Level Modelling).			
<b>Course Outcomes: After completion of this course students will be able to</b>			
CO 1	Understand the basics of testing and fault modelling	K1,K2	
CO 2	Analyse the testing and testability of combinational circuits	K2	
CO 3	Understand and analyse the testing and testability of combinational circuits	K4,K6	

CO 4	Understand the Built-in Self-Test (BIST) and Memory and delay faults including IDDQ Testing	K4,K5
CO 5	Understand the Verification using UVM	K1,K3
<b>Text Books:</b>		
1. N. K. Jha and S. G. Gupta, “Testing of Digital Systems”, Cambridge University Press.		
2. M. L. Bushnell and V. D. Agrawal, “Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits”, Kluwar Academic Publishers.		
3. P. K. Lala, “Digital Circuit Testing and Testability”, Academic Press.		
<b>Reference Books:</b>		
1. ZainalabeNavabi, “Digital System Test and Testable Design: Using HDL Models and Architectures”, Springer.		
2.M. Abramovici, M.A. Breuer and A.D. Friedman, "Digital Systems and Testable Design", Jaico Publishing House.		
<b>Unit 1</b>	<a href="https://www.youtube.com/watch?v=ynKZLc-wtQA">https://www.youtube.com/watch?v=ynKZLc-wtQA</a> , <a href="https://www.youtube.com/watch?v=lJWiYHSgVeg">https://www.youtube.com/watch?v=lJWiYHSgVeg</a> ,	
<b>Unit 2</b>	<a href="https://www.youtube.com/watch?v=MgCFUO2BrkQ">https://www.youtube.com/watch?v=MgCFUO2BrkQ</a> ,	
<b>Unit 3</b>	<a href="https://www.youtube.com/watch?v=X7oB78Rq-0s">https://www.youtube.com/watch?v=X7oB78Rq-0s</a> , <a href="https://www.youtube.com/watch?v=molaO8iKYVQ">https://www.youtube.com/watch?v=molaO8iKYVQ</a> ,	
<b>Unit 4</b>	<a href="https://www.youtube.com/watch?v=t4h1Jb5aQxM">https://www.youtube.com/watch?v=t4h1Jb5aQxM</a> , <a href="https://www.youtube.com/watch?v=dVdnFQvHJ74">https://www.youtube.com/watch?v=dVdnFQvHJ74</a> ,	
<b>Unit 5</b>	<a href="https://www.youtube.com/watch?v=xAhbTyIDT6k">https://www.youtube.com/watch?v=xAhbTyIDT6k</a> , <a href="https://www.youtube.com/watch?v=g4Pli8YgCUg">https://www.youtube.com/watch?v=g4Pli8YgCUg</a> ,	

<b>Course Code</b>	<b>AMSVL0351</b>	<b>L T P</b>	<b>Credit</b>
<b>Course Title</b>	<b>Digital Integrated Circuit Lab</b>	<b>0 0 2</b>	<b>1</b>
<b>Course Objectives: The student will learn</b>			
1.	VLSI EDA Tool.		
2.	Designing of various Logic gates.		
3.	Analyze CMOS Inverter and Voltage Follower.		
4.	Analysis and verification of CMOS Combinational Circuits.		
5.	Analysis and verification of CMOS Sequential Circuits.		
<b>List of Experiments</b>			
<b>Sr. No.</b>	<b>Name of Experiment</b>	<b>CO</b>	
1	Introduction to VLSI Basic and EDA Tools such as Micro Wind and or Siemens.	CO1	
2	To design a 2-input NAND logic gate using 0.18 $\mu\text{m}$ technology and study its DC, AC and Transient characteristics.	CO1	
3	To design a 2-input NAND logic gate using 0.18 $\mu\text{m}$ technology and study its DC, AC and Transient characteristics.	CO2	
4	To design a 2-input NOR logic gate using 0.18 $\mu\text{m}$ technology and study its Transient characteristics.	CO2	
5	To design a NMOS source amplifier using 0.18 $\mu\text{m}$ technology and study its DC and AC response. characteristics.	CO2	
6	To design a voltage follower using 0.18 $\mu\text{m}$ technology and study its DC and AC response.	CO2	
7	To design a CMOS inverter using 0.18 $\mu\text{m}$ technology and study its DC, AC and Transient characteristics.	CO3	
8	To design and study the characteristic of CMOS XOR gate using 0.18 $\mu\text{m}$ technology.	CO4	
9	To design and study the characteristic of CMOS D flipflop using 0.18 $\mu\text{m}$ technology.	CO3	
10	To design and study the characteristic of CMOS T flipflop using 0.18 $\mu\text{m}$ technology.	CO5	
<b>Course Outcome: After successful completion of this course, students will able to</b>			<b>Blooms Level</b>
CO 1	Demonstrate VLSI EDA Tool.		K <sub>3</sub>
CO 2	Design various Logic gates.		K <sub>3</sub> , K <sub>4</sub>
CO 3	Analyze CMOS Inverter and Voltage Follower.		K <sub>3</sub> , K <sub>4</sub>
CO 4	Analyze and verify CMOS Combinational Circuits.		K <sub>2</sub>
CO5	Analyze and verify CMOS Sequential Circuits.		K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub>

<b>Course Code</b>	<b>AMSVL0451</b>	<b>L T P</b>	<b>Credit</b>
<b>Course Title</b>	<b>Advanced Digital Design Lab</b>	<b>0 0 2</b>	<b>1</b>
<b>Course Objectives: The student will learn</b>			
1.	Multi-vendor BOARD		
2.	Interfacing of DIGITAL LOGIC with Multi-vendor Kit.		
3.	interfacing of LCD (8 BIT AND 4 BIT MODE)		
4.	Interfacing of RELAY & BUZZER with Multi-vendor Kit.		
5.	Interfacing of GRAPHIC LCD (128x64) with Multi-vendor Kit.		
<b>List of Experiments</b>			
<b>Sr. No.</b>	<b>Name of Experiment</b>	<b>CO</b>	
1	Introduction of Multi-vendor BOARD	CO1	
2	ALTERA CYCLONE PROJECT BOARD FPGA SPARTEN 3E PROJECT BOARD FPGA SPARTEN 6S PROJECT BOARD	CO1	
3	To study the interfacing of DIGITAL LOGIC with Multi-vendor Kit.	CO2	
4	To study the interfacing of LCD (8 BIT AND 4 BIT MODE) with Multi-vendor Kit.	CO2	
5	To study the interfacing of LCD + (4X4) KEYPAD with Multi-vendor Kit.	CO2	
6	To study the interfacing of RELAY & BUZZER with Multi-vendor Kit.	CO2	
7	To study the interfacing of 7-SEGMENT+KEYBOARD with Multi-vendor Kit.	CO3	
8	To study the interfacing of DAC 0808 with Multi-vendor Kit.	CO4	
9	To study the interfacing of GRAPHIC LCD (128x64) with Multi-vendor Kit.	CO3	
10	To study the interfacing of VGA with Multi-vendor Kit.	CO5	
<b>Course Outcome:</b> After successful completion of this course, students will able to			<b>Blooms Level</b>
CO 1	Demonstrate Multi-vendor BOARD.		K <sub>3</sub>
CO 2	Interface DIGITAL LOGIC with Multi-vendor Kit.		K <sub>3</sub> , K <sub>4</sub>
CO 3	Interface LCD (8 BIT AND 4 BIT MODE)		K <sub>3</sub> , K <sub>4</sub>
CO 4	Interface RELAY & BUZZER with Multi-vendor Kit.		K <sub>2</sub>
CO5	Interface GRAPHIC LCD (128x64) with Multi-vendor Kit.		K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub>

<b>Course Code</b>	<b>AMSVL0551</b>	<b>L T P</b>	<b>Credit</b>
<b>Course Title</b>	<b>Digital Design using VHDL/Verilog Lab</b>	<b>0 0 2</b>	<b>1</b>
<b>Course Objectives: The student will learn</b>			
1.	About basics of VHDL/Verilog.		
2.	To design basic digital logic gates and adder circuits using VHDL/Verilog.		
3.	To design various combinational circuits using VHDL/Verilog.		
4.	To design various sequential circuits using VHDL/Verilog.		
5.	To design memory module.		
<b>List of Experiments</b>			
<b>Sr. No.</b>	<b>Name of Experiment</b>	<b>CO</b>	
1	To simulate and synthesis the HDL description of basic logic gates using VHDL/Verilog through behavioral modeling.	CO1	
2	To simulate and synthesis the HDL description of half adder and full adder using VHDL/ Verilog through structural modeling.	CO1	
3	To simulate and synthesis the HDL description of 4:1 Multiplexer and 1:4 demultiplexer using VHDL/ Verilog.	CO2	
4	To simulate and synthesis the HDL description of 16:1 Multiplexer and 1:16 demultiplexer using VHDL/ Verilog.	CO2	
5	To simulate and synthesis the HDL description of 3-bit ripple carry adder using VHDL/Verilog through port mapping.	CO2	
6	To simulate and synthesis the HDL description of SR latch with NOR gates with port mapping using VHDL/Verilog.	CO2	
7	To simulate and synthesis the HDL description of positive edge triggered JK flip-flop using case statement.	CO3	
8	To simulate and synthesis the HDL description of 3-bit synchronous counter using VHDL/Verilog.	CO4	
9	To simulate and synthesis the HDL description of decade counter: a) Synchronous b) Asynchronous.	CO3	
10	To simulate and synthesis the HDL description of N-bit memory word using generate.	CO5	
<b>Course Outcome:</b> After successful completion of this course, students will able to			<b>Blooms Level</b>
CO 1	Know the basics of VHDL/Verilog.		K <sub>3</sub>
CO 2	Design basic digital logic gates and adder circuits using VHDL/Verilog.		K <sub>3</sub> , K <sub>4</sub>
CO 3	Design various combinational circuits using VHDL/Verilog.		K <sub>3</sub> , K <sub>4</sub>
CO 4	Design various sequential circuits using VHDL/Verilog.		K <sub>2</sub>
CO5	Design memory module.		K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub>